Browser not supported

✕
Go back

Tier limit reached

✕

exp-10(down) RA2111027010200

0
Favorite
5
copy
Copy
136
Views
Open Circuit
exp-10(down) RA2111027010200
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for exp-10(down) RA2111027010200

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2111027010213

exp-10 (down) RA2111027010213

RA2111027010213
Profile image for ss5754

EXP 10(2) RA2111056010008

ss5754
Profile image for aa2221

exp-10(down) RA2111027010205

aa2221
Profile image for RA2111027010199

exp-10(down) RA2111027010199

RA2111027010199
Profile image for RA2111056010039

exp-10(down) RA2111056010039

RA2111056010039

Creator

Profile image for ra2111027010200

RA2111027010200

26 Circuits

Date Created

2 years, 8 months ago

Last Modified

2 years, 8 months ago

Tags

  • digital
  • counter

Circuit Copied From

exp 10 (down)counter

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

13190
7
copy
274
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

8034
1
copy
23
Preview of 3-bit Adder

3-bit Adder

by EESal

6827
2
copy
25

© 2025 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for exp-10(down) RA2111027010200

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕