Browser not supported

✕
Go back

Tier limit reached

✕

Copy of 4-bit async-down counter using postive edge triggered JK-FFs

0
Favorite
0
copy
Copy
186
Views
Open Circuit
Copy of 4-bit async-down counter using postive edge triggered JK-FFs
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for Copy of 4-bit async-down counter using postive edge triggered JK-FFs

Circuit Graph

Desgin a synchronous BCD counter using T flip flop and verify its performance using Multisim

There are currently no comments

Creator

Profile image for xcodex66

XcodeX66

31 Circuits

Date Created

2 years ago

Last Modified

2 years ago

Tags

This circuit has no tags currently.

Circuit Copied From

4-bit async-down counter using postive edge triggered JK-FFs

Most Popular Circuits

Preview of Online simulator

Online simulator

by ElectroInferno

794507
119
copy
2607
Preview of Simple Buck Converter

Simple Buck Converter

by OStep

163005
92
copy
929
Preview of log in

log in

by 21pyl

154818
69
copy
126

© 2025 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for Copy of 4-bit async-down counter using postive edge triggered JK-FFs

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕